Agner`s CPU blog

Software optimization resources | E-mail subscription to this blog | www.agner.org

AVX512 Instruction Timing for Knigths Landing
Author: Agner Date: 2016-06-22 11:25
Jorcy Neto wrote:
Maybe, since that AVX512 behaves much like an alias for the original IMCI ISA, the timing measuraments for KNL's VPUs (except for the doubled throughput) would't differ much from those from the KNC VPU.
Knights Landing is expected to be much better than Knights Corner. It has a very different microarchitecture.
 
thread Future instruction set: AVX-512 new - Agner - 2013-10-09
replythread Future instruction set: AVX-512 new - Elhardt - 2013-10-25
last reply Future instruction set: AVX-512 new - Agner - 2013-10-26
last replythread Future instruction set: AVX-512 new - Agner - 2014-10-08
replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-21
last replythread AVX512 Instruction Timing for Knigths Landing - Agner - 2016-06-22
last replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-23
last reply AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-08-30
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Agner - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-21
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-26
last reply Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-08-24