Agner`s CPU blog

Software optimization resources | E-mail subscription to this blog | www.agner.org

Future “vector+SIMD” extensions over AVX-512
Author:  Date: 2017-06-26 09:24
The following presentation gives some further detailing on QFMA and QVNNI, and also speculates about future Knights Mill performance, which is supposed to have a 2 cycle throughput for a single QFMA on each port (see page 10).

https://indico.cern.ch/event/595059/contributions/2499304/attachments/1430242/2196659/Intel_and_ML_Talk_HansPabst.pdf

 
thread Future instruction set: AVX-512 new - Agner - 2013-10-09
replythread Future instruction set: AVX-512 new - Elhardt - 2013-10-25
last reply Future instruction set: AVX-512 new - Agner - 2013-10-26
last replythread Future instruction set: AVX-512 new - Agner - 2014-10-08
replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-21
last replythread AVX512 Instruction Timing for Knigths Landing new - Agner - 2016-06-22
last replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-23
last reply AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-08-30
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Agner - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-21
last replythread Future “vector+SIMD” extensions over AVX-512 - Jorcy Neto - 2017-06-26
last reply Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-08-24